Ramdan Hours:
Sun - Thu
9.30 AM - 2.30 PM
Iftar in --:--:--
🌙 Maghrib: --:--
Image from Google Jackets

CMOS VLSI design : a circuits and systems perspective / Neil H.E. Weste (Macquarie University and the University of Adelaide), David Harris (Harvey Mudd college).

By: Contributor(s): Material type: TextTextPublisher: Boston : Pearson/Addison-Wesley, [2005]Copyright date: ©2005Edition: Third editionDescription: xxiv, 967 pages : illustrations (black and white) ; 24 cmContent type:
  • text
Media type:
  • unmediated
Carrier type:
  • volume
ISBN:
  • 0321269772
  • 0321149017
Subject(s): DDC classification:
  • 621.395 22 W.N.C.
Online resources:
Contents:
1. Introduction -- 2. MOS transistor theory -- 3. CMOS processing technology -- 4. Circuit characterization and performance estimation -- 5. Circuit simulation -- 6. Combinatorial circuit design -- 7. Sequential circuit design -- 8. Design methodology and tools -- 9. Testing and verification -- 10. Datapath subsystems -- 11. Array subsystems -- 12. Special-purpose subsystems -- Appendix A. Verilog -- Appendix B. VHDL.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode Course reserves
Books Books Main library B3 Faculty of Engineering & Technology (Electrical) 621.395 W.N.C. (Browse shelf(Opens below)) Available 00014804

Microelectronics systemerspective

Books Books Main library B3 Faculty of Engineering & Technology (Electrical) 621.395 W.N.C. (Browse shelf(Opens below)) Available 00007047

Revision of: Principles of CMOS VLSI design. 1993.

Includes bibliographical references (pages 927-952) and index.

1. Introduction -- 2. MOS transistor theory -- 3. CMOS processing technology -- 4. Circuit characterization and performance estimation -- 5. Circuit simulation -- 6. Combinatorial circuit design -- 7. Sequential circuit design -- 8. Design methodology and tools -- 9. Testing and verification -- 10. Datapath subsystems -- 11. Array subsystems -- 12. Special-purpose subsystems -- Appendix A. Verilog -- Appendix B. VHDL.

There are no comments on this title.

to post a comment.