VHDL : design, synthesis, and simulation / Debaprasad Das.
Material type:
TextPublisher: New Delhi : Oxford University Press, [2018]Copyright date: ©2018Description: xviii, 588 pages : illustrations ; 22 cmContent type: - text
- unmediated
- volume
- 9780198093299
- 0198093292
- 621.395 23 D.D.V
- TK7888.4 .B76 2008
| Item type | Current library | Collection | Call number | Copy number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|
Books
|
Main library B3 | Faculty of Engineering & Technology (Electrical) | 621.395 D.D.V (Browse shelf(Opens below)) | 1 | Available | 00015420 |
Browsing Main library shelves, Shelving location: B3 Close shelf browser (Hides shelf browser)
| 621.395 C.D.D Digital logic and state machine design / | 621.395 C.G.V VLSI-design of non-volatile memories / | 621.395 C.G.V VLSI-design of non-volatile memories / | 621.395 D.D.V VHDL : design, synthesis, and simulation / | 621.395 G.D.F Fundamentals of VLSI design / | 621.395 G.D.P. Principles of digital design / | 621.395 G.D.P. Principles of digital design / |
Includes index.
Introduction to Digital Logic Design
Introduction to VHDL -- Dataflow Modeling -- Behavioral Modeling -- Structural Modeling -- Mixed Modeling -- Concurrent Statements -- Sequential Statements -- Advanced VHDL -- Arithmetic Logic Unit Design -- Model Simulation -- Delay Modeling -- Verification and Testing -- Synthesis -- Place and Route -- File I/O -- Floating-point Arithmetic -- Design with FPGA and CPLD -- Memories and Buses -- Design Examples -- Introduction to Verilog
Minimum system requirements (PC): Pentium III processor or later; Windows XP or later; USB port for connecting a USB-Blaster; TCP/IP networking protocol installed; Internet Explorer 6.0 or later.
There are no comments on this title.