Ramdan Hours:
Sun - Thu
9.30 AM - 2.30 PM
Iftar in --:--:--
🌙 Maghrib: --:--
Image from Google Jackets

VHDL coding styles and methodologies / Ben Cohen.

By: Material type: TextTextPublisher: Boston : Kluwer Academic Publishers, [1999]Copyright date: ©1999Edition: Second editionDescription: xviii, 453 pages : illustrations ; 27 cmContent type:
  • text
Media type:
  • unmediated
Carrier type:
  • volume
ISBN:
  • 0792384741 (alk. paper)
Subject(s): DDC classification:
  • 621.392 21 C.B.V.
Online resources:
Contents:
Preface -- VHDL Overview and Concepts -- Basic Language Elements -- Control Structures -- Drivers -- VHDL Timing -- Elements of Entity/Architecture -- Subprograms -- Packages -- User Defined Attributes, Specifications, and Configurations -- Design for Synthesis -- Functional Models and Testbenches -- UART Project -- Appendix A: VHDL 93 and VHDL 87 Syntax Summary -- Appendix B: Package Standard -- Appendix C: Package Textio -- Appendix D: STD_Logic_Textio -- Appendix E: Package STD_Logic_1164 -- Appendix F: Numeric_STD -- Appendix G: STD_Logic_Unsigned -- Appendix H: STD_Logic_Signed -- Appendix I: STD_Logic_Arith -- Appendix J: STD_Logic_Misc -- Appendix K: VHDL Predefined Attributes -- Index.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode
Books Books Main library B3 Computers & Information Technology ( Computer Science ) 621.392 C.B.V. (Browse shelf(Opens below)) Available 00007235

"...an in-depth tutorial"--Cover.

Includes index.

Preface -- VHDL Overview and Concepts -- Basic Language Elements -- Control Structures -- Drivers -- VHDL Timing -- Elements of Entity/Architecture -- Subprograms -- Packages -- User Defined Attributes, Specifications, and Configurations -- Design for Synthesis -- Functional Models and Testbenches -- UART Project -- Appendix A: VHDL 93 and VHDL 87 Syntax Summary -- Appendix B: Package Standard -- Appendix C: Package Textio -- Appendix D: STD_Logic_Textio -- Appendix E: Package STD_Logic_1164 -- Appendix F: Numeric_STD -- Appendix G: STD_Logic_Unsigned -- Appendix H: STD_Logic_Signed -- Appendix I: STD_Logic_Arith -- Appendix J: STD_Logic_Misc -- Appendix K: VHDL Predefined Attributes -- Index.

There are no comments on this title.

to post a comment.