Ramdan Hours:
Sun - Thu
9.30 AM - 2.30 PM
Iftar in --:--:--
🌙 Maghrib: --:--
Image from Google Jackets

Principles of digital design / Daniel D. Gajski.

By: Material type: TextTextPublisher: Upper Saddle River, N.J. : Prentice Hall, [1997]Copyright date: ©1997Description: xv, 447 pages : illustrations (some color) ; 24 cmContent type:
  • text
Media type:
  • unmediated
Carrier type:
  • volume
ISBN:
  • 0133011445
Subject(s): DDC classification:
  • 621.395 20 G.D.P.
Contents:
1.Introduction -- Design representation -- Levels of abstraction -- Design process -- CAD tools -- Typical design process -- Road map – 2. Data Types and Representations -- Positional number systems -- Octal and hexadecimal numbers -- Number system conversions -- Addition and subtraction of binary numbers -- Representation of negative numbers -- Two's-complement addition and subtraction -- Binary ultiplication -- Binary division -- Floating-point number representation -- Binary codes for decimal numbers -- Character codes -- Codes for error detection and correction -- Hamming codes – 3. Boolean Algebra and Logic Design -- Algebraic properties -- Axiomatic definition of boolean algebra -- Basic theorems of boolean algebra -- Boolean functions -- Canonical forms -- Standard forms -- Digital logic gates -- Extension to multiple inputs and multiple operators -- Gate implementations -- VLSI technology – 4. Simplification of Boolean Functions -- The map representation -- The map method of simplification -- Don't-care conditions -- The tabulation method -- Technology mapping for gate arrays -- Technology mapping for custom libraries -- Hazard-free design – 5. Combinatorial Components -- Carry-ripple adders -- Carry-look-ahead adders -- Adders/subtractors -- Logic unit -- Arithmetic-Logic Unit -- Decoders -- Selectors -- Buses -- Priority encoders -- Magnitude comparators -- Shifters and rotators -- Read-Only memories -- Programmable logic arrays – 6. Sequential Logic -- SR-latch -- Gated SR-latch -- Gated D-latch -- Flip-flops -- Flip-flop types -- Analysis of sequential logic -- Finite-state-machine model -- Synthesis of sequential logic -- FSM model capture -- State minimization -- State encoding -- Choice of memory elements -- Optimization and timing – 7. Storage Components -- Registers -- Shift registers -- Counters -- BCD counter -- Asynchronous counter -- Register files -- Random-access memories (RAMs) -- Push-down stacks -- Firs- in-first-out queue -- Simple datapaths -- General datapaths -- Control unit design – 8. Register-Transfer Design -- Design model -- FSMD definition -- Algorithmic-state-machine charts -- Synthesis from ASM charts -- Register sharing (variable merging) -- Functional unit sharing (operator sharing) -- Bus sharing (connection merging) -- Register merging -- Chaining and multicycling -- Functional unit pipelining -- ASM pipelining -- Control- pipelining -- Scheduling – 9.Processor Design -- Instruction sets -- Addressing modes -- Processor design -- Instruction set design -- Processor design -- Reduced instruction set -- RISC Design -- Data forwarding -- Branch prediction.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode
Books Books Main library B3 Faculty of Engineering & Technology (Electrical) 621.395 G.D.P. (Browse shelf(Opens below)) Available 00003710
Books Books Main library B3 Faculty of Engineering & Technology (Electrical) 621.395 G.D.P. (Browse shelf(Opens below)) Available 00004605

Includes bibliographical references and index.

1.Introduction -- Design representation -- Levels of abstraction -- Design process -- CAD tools -- Typical design process -- Road map – 2. Data Types and Representations -- Positional number systems -- Octal and hexadecimal numbers -- Number system conversions -- Addition and subtraction of binary numbers -- Representation of negative numbers -- Two's-complement addition and subtraction -- Binary ultiplication -- Binary division -- Floating-point number representation -- Binary codes for decimal numbers -- Character codes -- Codes for error detection and correction -- Hamming codes – 3. Boolean Algebra and Logic Design -- Algebraic properties -- Axiomatic definition of boolean algebra -- Basic theorems of boolean algebra -- Boolean functions -- Canonical forms -- Standard forms -- Digital logic gates -- Extension to multiple inputs and multiple operators -- Gate implementations -- VLSI technology – 4. Simplification of Boolean Functions -- The map representation -- The map method of simplification -- Don't-care conditions -- The tabulation method -- Technology mapping for gate arrays -- Technology mapping for custom libraries -- Hazard-free design – 5. Combinatorial Components -- Carry-ripple adders -- Carry-look-ahead adders -- Adders/subtractors -- Logic unit -- Arithmetic-Logic Unit -- Decoders -- Selectors -- Buses -- Priority encoders -- Magnitude comparators -- Shifters and rotators -- Read-Only memories -- Programmable logic arrays – 6. Sequential Logic -- SR-latch -- Gated SR-latch -- Gated D-latch -- Flip-flops -- Flip-flop types -- Analysis of sequential logic -- Finite-state-machine model -- Synthesis of sequential logic -- FSM model capture -- State minimization -- State encoding -- Choice of memory elements -- Optimization and timing – 7. Storage Components -- Registers -- Shift registers -- Counters -- BCD counter -- Asynchronous counter -- Register files -- Random-access memories (RAMs) -- Push-down stacks -- Firs- in-first-out queue -- Simple datapaths -- General datapaths -- Control unit design – 8. Register-Transfer Design -- Design model -- FSMD definition -- Algorithmic-state-machine charts -- Synthesis from ASM charts -- Register sharing (variable merging) -- Functional unit sharing (operator sharing) -- Bus sharing (connection merging) -- Register merging -- Chaining and multicycling -- Functional unit pipelining -- ASM pipelining -- Control- pipelining -- Scheduling – 9.Processor Design -- Instruction sets -- Addressing modes -- Processor design -- Instruction set design -- Processor design -- Reduced instruction set -- RISC Design -- Data forwarding -- Branch prediction.

There are no comments on this title.

to post a comment.